Skip to content

Pull requests: OpenXiangShan/ChiselAIA

New pull request New
6 Open 29 Closed
6 Open 29 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

APLIC: clear level-sensitive MSI pending bit when the rectified input is low
#47 opened Jul 1, 2026 by dreamqin68 Loading…
fix(AXI): pair split AW/W write handshakes
#45 opened Jun 15, 2026 by klin02 Member • Draft
Imsic ack fix tl0508
#44 opened May 15, 2026 by zhaohong1988 Contributor • Draft
Imsic ack fix 0515
#43 opened May 15, 2026 by zhaohong1988 Contributor • Draft
Teeimsic optimize
#35 opened Jul 4, 2025 by zhaohong1988 Contributor Loading…
Br review
#32 opened Apr 30, 2025 by zhaohong1988 Contributor Loading…
ProTip! Type g i on any issue or pull request to go back to the issue listing page.