Skip to content

missing verilog entry in background.js #106

Description

@hertzware

Hi,

Verilog language is missing its entry in Background.js please add below

 verilog:     ['v', 'vh']

Thanks!

Activity

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Projects

    No projects

      Milestone

      No milestone

      Relationships

      None yet

      Development

      No branches or pull requests

      Issue actions