#TREVA - Team Ramrod's ENEL VHDL Assignment
TREVA is a research project utilising the open source LEROS core to explore SIMD design.
| Name | Name | Last commit date | ||
|---|---|---|---|---|
#TREVA - Team Ramrod's ENEL VHDL Assignment
TREVA is a research project utilising the open source LEROS core to explore SIMD design.