The source code and scripts for the step-by-step instructions and minimal theory (Verilog, FPGA, ASIC)
THIS IS LLM-FREE AND GENAI-FREE ZONE!!!
YuraThomas/verilog-hackathon-education-kit-manual
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|
Repository files navigation
Releases
No releases published
Languages
- JavaScript 54.4%
- HTML 28.8%
- SCSS 15.0%
- SystemVerilog 1.3%
- CSS 0.5%