Skip to content
View SattiDaBeaver's full-sized avatar
  • University of Toronto

Block or report SattiDaBeaver

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. simproc_asic simproc_asic Public

    SimProc implementation for TinyTapeout

    Verilog

  2. Neural-Network-on-FPGA Neural-Network-on-FPGA Public

    Multi-Layer Perceptron Neural Network on an FPGA using SystemVerilog. Check out the documentation:

    SystemVerilog

  3. Vector-Processing-Unit Vector-Processing-Unit Public

    8×8 systolic array Vector Processing Unit (VPU) on DE10-Lite FPGA for fast INT8 matrix/vector operations with a custom one-hot instruction set and C++ assembler. Check out the documentation:

    SystemVerilog 1 1

  4. SVML SVML Public

    SystemVerilog Module Library (SVML) : Collection of SystemVerilog modules I made

    C++ 1

  5. Tetris-Battles Tetris-Battles Public

    Built a 1v1 Competitive Version of Tetris on the Nios-V Soft Processor

    C

  6. Resume Resume Public

    My Tech Resume!