Skip to content

Latest commit

 

History

History
2 lines (2 loc) · 106 Bytes

File metadata and controls

2 lines (2 loc) · 106 Bytes

axis_uart_bridge

FPGA implementation for UART interface for rx/tx data with support AXI-Stream protocol